
Micrel, Inc.
KSZ8851-16MLLJ
March 2010
43
M9999-030210-1.0
Internal I/O Registers Space Mapping (Continued)
I/O Register Offset Location
16-Bit
8-Bit
Register
Name
Default
Value
Description
0xB4 - 0xB5
0xB4
0xB5
FCOWR
0x0040
Flow Control Overrun Watermark Register [7:0]
Flow Control Overrun Watermark Register [15:8]
0xB6 - 0xB7
0xB6
0xB7
Reserved
Don’t care
None
0xB8 - 0xB9
0xB8
0xB9
0xBA - 0xBB
0xBA
0xBB
Reserved
Don’t care
None
0xBC - 0xBD
0xBC
0xBD
0xBE - 0xBF
0xBE
0xBF
Reserved
Don’t care
None
0xC0 - 0xC1
0xC0
0xC1
CIDER
0x8870
Chip ID and Enable Register [7:0]
Chip ID and Enable Register [15:8]
0xC2 - 0xC3
0xC2
0xC3
Reserved
Don’t care
None
0xC4 - 0xC5
0xC4
0xC5
Reserved
Don’t care
None
0xC6 - 0xC7
0xC6
0xC7
CGCR
0x0835
Chip Global Control Register [7:0]
Chip Global Control Register [15:8]
0xC8 - 0xC9
0xC8
0xC9
IACR
0x0000
Indirect Access Control Register [7:0]
Indirect Access Control Register [15:8]
0xCA - 0xCB
0xCA
0xCB
Reserved
Don’t care
None
0xCC - 0xCD
0xCC
0xCD
0xCE - 0xCF
0xCE
0xCF
Reserved
Don’t care
None
0xD0 - 0xD1
0xD0
0xD1
IADLR
0x0000
Indirect Access Data Low Register [7:0]
Indirect Access Data Low Register [15:8]
0xD2 - 0xD3
0xD2
0xD3
IADHR
0x0000
Indirect Access Data High Register [7:0]
Indirect Access Data High Register [15:8]
0xD4 - 0xD5
0xD4
0xD5
PMECR
0x0080
Power Management Event Control Register [7:0]
Power Management Event Control Register [15:8]
0xD6 - 0xD7
0xD6
0xD7
GSWUTR
0X080C
Go-Sleep & Wake-Up Time Register [7:0]
Go-Sleep & Wake-Up Time Register [15:8]
0xD8 - 0xD9
0xD8
0xD9
PHYRR
0x0000
PHY Reset Register [7:0]
PHY Reset Register [15:8]
0xDA - 0xDB
0xDA
0xDB
Reserved
Don’t care
None
0xDC - 0xDD
0xDC
0xDD
0xDE - 0xDF
0xDE
0xDF
Reserved
Don’t care
None